A.4 Theorem 4.2.3.2 98
A.5 Theorem 4.3.3.1 98
A.6 Theorem 4.3.3.2 98
A.7 Theorem 4.3.3.3 99
A.8 Theorem 4.3.3.4 99
A.9 Theorem 4.3.3.5 99
A.10 Theorem 4.3.3.6 99
A.11 Theorem 4.3.5.3 100
A.12 Theorem 4.4.1 100

APPENDIX B A WORKED EXAMPLE 107

B.1 Derivation for the Specification 107
B.2 Derivation for the Implementation 111
B.3 Equivalence Proof 120

6.1 A NAND Gate....63
6.1.1 Behaviour of the Specification....65
6.1.2 Behaviour of the Implementation....67
6.1.3 Equivalence....69
6.2 DeMorgan Property....69
6.2.1 Negation of a Conjunction vs. a Disjunction of Negations....70
Behaviour....70
Equivalence....71
6.2.2 Negation of a Disjunction vs. a Conjunction of Negations....71
Behaviour....72
Equivalence....72
6.2.3 Non-equivalence....73
6.3 Parity Checker....74
6.3.1 Specification....74
Initialisation....75
General Behaviour....76
6.3.2 Implementation....77
Initialisation....80
General Behaviour....80
6.3.3 Equivalence....81
6.4 A Counter Cell....83
6.4.1 Specification....84
6.4.2 Implementation....85
6.4.3 Equivalence....88

CHAPTER 7 CONCLUSIONS....89

7.1 The Semantics....89
7.2 The Methodology....90
7.3 The Future....90

BIBLIOGRAPHY....93

APPENDIX A HOL PROOFS....97

A.1 Theorem 3.3.2.1....97
A.2 Theorem 3.3.3.1....98
A.3 Theorem 4.2.3.1....98

3.3.3 Overall Well-Formedness 23

CHAPTER 4 DYNAMIC SEMANTICS 25

4.1 Operational Semantics 25
4.1.1 Inductive Definitions 25
4.1.2 Inductive Definitions and Femto-VHDL 26
4.2 Information Organisation 27
4.2.1 Delay Extraction 28
4.2.2 Well-Formedness 29
4.2.3 Equivalence 30
4.3 Rules of the Semantics 32
4.3.1 Rules for Boolean Expressions 32
4.3.2 Rules for Sequential Statements 33
4.3.3 Rules for Concurrent Statements 38
4.3.4 Rules for Initialisation 41
4.3.5 Rules for the Simulation Loop 42
4.4 Equivalence 46

CHAPTER 5 MECHANISING FEMTO-VHDL 49

5.1 HOL 49
5.1.1 ML 49
5.1.2 The Logic 50
5.1.3 Terms 50
5.1.4 Theories 51
5.1.5 Definitions 52
5.1.6 Proof 52
5.1.7 Libraries and Tools 54
5.2 Femto-VHDL in HOL 55
5.2.1 Embedding 55
Syntax 55
Semantics 56
5.2.2 Animation 58
The Conversion ONCE_AROUND 59
The Conversion finish_GAMMA 60

CHAPTER 6 CASE STUDIES 63

CONTENTS

CHAPTER 1 INTRODUCTION 1

1.1 Motivation 1
1.2 Philosophy 2
1.3 Language History 2
1.4 Application Areas 3
1.5 Evaluation of VHDL Programs 3
1.6 Formalisation 6
1.7 Automation 6
1.8 Examples 7
1.9 Accomplishments 7

CHAPTER 2 RELATED WORK 9

2.1 Simulation-Time Validation 9
2.2 Semantics-Based Verification 10
2.2.1 Denotational Work 10
2.2.2 Operational Work 11
Use of an Oracle 11
Secure Formalisations 11
2.2.3 Other Approaches 12

CHAPTER 3 STATIC SEMANTICS 13

3.1 Femto-VHDL 13
3.2 Definitional Style 16
3.3 Syntactic Well-Formedness 17
3.3.1 Multiple Drivers 17
3.3.2 Signal Relationships 19
Signal Extraction 19
Well-Formedness of Design Signals 22