

Libero Overview and Design Flow









Actel



Libero Design Flow





Software Install



2. Libero product : evaluation install



Ver 2.0





Libero Software Feature

					Liber	o IDE		Desig	jner Sol	ftware
	Function	ΤοοΙ	Vendor	Silver	Gold	Platinum	Eval	Gold	Platinum	Eval
port	Maximum 10k Gate Devices*	All Actel FPGAs	Actel	~	~	~	~	~	~	~
ce Sup	Maximum 50k Gate Devices*	All Actel FPGAs	Actel		~	~	~	~	~	~
Devi	All Actel Devices	All Actel FPGAs	Actel			~	~		~	~
	Synthesis	Synplify Lite for Actel/ Synplify for Actel	Synplicity	~	~	~	~			
	Simulation	Model <i>Sim</i> for Actel	Mentor Graphics		~	~	~			
	Test Bench Generator	WaveFormer Lite	SynaptiCAD	~	~	~	~			
	Program File	Designer Software	Actel	~	~	~		~	~	



License Request





License Setup

1. Email로 받은 license.dat를 actel install directory에 copy

2. Os가 win2000일경우 •내컴퓨터 등록정보->고급->환경변수 변수 LM_LICENSE_FILE 값 C:\<INSTALL DIR>\license.dat 변수 SYNPLICITY_LICENSE_FILE 값 C:\<INSTALL DIR>\license.dat •위 두항목을 추가.

3. Os가 win98일경우 •Autoexec.bat 파일에 SET LM_LICENSE_FILE = C:\<라이센스 위치>\license.dat SET SYNPLICITY_LICENSE_FILE = C:\<라이센스 위치>\license.dat SET SYNCAD_HOME = C:\<WaveFormer Install DIR>\synapticad •위 세항목을 추가.





Demo Design Block Diagram



1. PII_block : 40Mhz input을 20Mhz, 80Mhz 의 clock 생성

- 2. Count_block : 20Mhz의 clock으로 16bit counter
- 3. Piso_block : counter 의 output을 1bit serial로 출력
- 4. Top : 세개의 sub_block을 통합



Libero Project Manager

Design Explorer Window

- 디자인의 계층구조 표시:
 - Design hierarchy: source design에 대한 계충구조 표시
 - File Manager : design의 구성및 결과 file 관리창

HDL Editor Window

• Verilog왁 VHDL93 text editor

Process Window

 Design을 위한 다른 tools로 연결

Log Window

 Software 연결상태및 메세지창







Create Project

2	Eile Edit View Process New Ctrl+N Open Ctrl+O Close Ctrl+Q New Project Ctrl+S Open Froject Ctrl+S Save As Ctrl+S Save All Ctrl+P Print Ctrl+P Print Preview Ctrl+P	Iools Window Help		1. L 2. 0 3. P 4. C	ibero IDE V2.3을 실행 ╢뉴에서 File -> New Project 실행 Project Name, Location, Family, HDL 지정 OK.
	Preferences, Recent Projects Exit		New Project Project Name: demo Project Location: C:₩Actelprj₩demo Family HDL PA C Ver € \VH	Browse rilog DL Cancel	Note : VHDL 과 Verilog와의 mixed design은 지원하지 않음. 한 개의 HDL과 Schematic은 가능



Process Window

0K



Ver 2.0

1. Design 방법 및 지원되는 S/W를 보여줌. 2. Design 단계 별로 사용 가능한지를 글씨체로 확인 가능하며 다음단계로의 이동을 쉽게 할수 있음.

Design Entry Utilities HDL Editor : VHDL & Verilog editor 생성 ViewDraw: Schematic editor 생성 ACTgen : Design Macro Builder

- •NEW design 생성시
- File -> New
- Design Entry Utilities에서 선택



Create Design – PLL Block

2	ACT	gen M	lacro Bui	ilder – Pl		- O ×
Ē	ile	<u>V</u> iew	<u>M</u> acro	Tools	<u>H</u> elp	
	נ שׂ		<u>?</u>	1		
	3	MACRO)S	il I	Input Clock Frequency (MHz3 40,0000	
		I/0 I/0s			Feedback Configuration C Internal © Static © Deskewed © Dynamic C External © Dynamic	
		Logic	•		Primary Clock	
		D			Frequency (MHz) 4 20,0000	
	1	Multiple	xor > er		Phase Shift (Degrees)	
	2	PLL			Image: Secondary Clock Image: Bypass PLL Input Frequency (MHz) 33,0000	
		RAM			Frequency (MHz) 5 80,0000 Delay (ns) 0,00 -	
		Regist	- er		Reset	
×	secc secc Writ	ondary ondary tten N	/clock /clock /HDL ne [.]	select delay tlist t	= 3. line = 0. o C:₩Actelprj₩demo₩hdl₩pll_block.vhd.	1
Re	ady				FAM: PA DIE: UNSET PKG:	

Libero V2.3 SP3 July 2002 Ver 2.0

- 1. Process window에서 actgen 을 선택
- 2. 왼쪽 MACROS 메뉴에서 PLL 선택
- 3. Input clock 40Mhz.
- 4. Primary clock output 20Mhz
- 5. Secondary Clock output 80Mhz
- 6. Generate PII_block.vhd file



ACTgen Macro Builder

Creat Design – Count Block



July 2002 Ver 2.0



Creat Design – Count Block

```
-- cnt_block
library ieee;
   use ieee.std_logic_1164.all;
   use ieee.std_logic_arith.all;
   use ieee.std_logic_unsigned.all;
entity cnt_block is
   port (count_en, reset, clk20 : in std_logic;
         count : out std_logic_vector(15 downto 0));
end cnt_block;
architecture behave of cnt block is
   signal tmp : std_logic_vector(15 downto 0);
begin
   process(reset, clk20)
   begin
       if reset = '0' then
          tmp <= (others => '0');
       elsif clk20'event and clk20='1' then
           if count _en = '1' then
              tmp <= tmp + '1';
          end if:
       end if:
   end process;
   count <= tmp;</pre>
end behave;
```

- 1. Library 선언구문
- 2. Entity 구문 cnt_block의 입출력 signal 선언구문



 Achitecture 구문
 16bit counter with count enable and asynchronous reset

Creat Design – PISO Block





- 1. New actgen file 생성(new->actgen macro)
- 2. Macros 에서 Register 선택
- 3. Register 종류중에 Shift Register 선택
- 4. Variations => Parallel input to serial output register
- 5. Register condition 입력
- 6. Generate



Creat Design – TOP BLOCK



Creat Design – Top Design

```
library ieee;
   use ieee.std_logic_1164.all;
   use ieee.std_logic_arith.all;
   use ieee.std logic unsigned.all;
entity top is
   port (reset, clk40 : in std_logic;
        count_en, enable, shift_in, shift_en : in std_logic;
         count : out std logic vector(15 downto 0);
         data out : out std logic);
end top;
architecture behave of top is
   component pll_block is
   port(GLB,GLA,LOCK : out std logic;
        CLK : in std_logic);
   end component;
   component cnt block is
   port (count_en, reset, clk20 : in std_logic;
        count : out std_logic_vector(15 downto 0));
   end component;
   component piso_block is
   port(Data : in std_logic_vector(15 downto 0);
        Enable, Shiften, Shiftin, Aclr, Clock : in std_logic;
        Shiftout : out std_logic) ;
   end component;
   signal tmp_cnt : std_logic_vector(15 downto 0);
   signal tmp_clk20, tmp_clk80 : std_logic;
begin
   U1 : pll block
       port map (tmp_clk20, tmp_clk80, open, clk40);
   U2 : cnt block
       port map (count en, reset, tmp clk20, tmp cnt);
   U3 : piso block
       port map (tmp_cnt, enable, shift_en, shift_in, reset,
               tmp clk80, data out);
   count <= tmp_cnt;
end behave:
```

- 1. Library 선언구문
- 2. Entity 구문 top design의 입출력 signal 선언구문



- 3. Architecture 구문
- 4. Component 선언구문
 - Sub block pll_block, cnt_block, piso_block 선언
- 5. Component port map 구문 Sub block간의 signal 연결



Libero V2.3 SP3 July 2002 Ver 2.0

-- top

Synplify – Synthesis





<18>

SYNPLICITY – SYNTHESIS





- 2. RTL / Technology View 통해 회로도 검토
- 3. 출력은 edif (.edn)으로 출력됨
- 4. Libero 의 file manager에서 확인 가능



Designer Series – Compile 1



- Æ Designer Series
- < Place & Route 과정> => actel designer series s/w 사용
- 1. Top design에서 오른쪽 마우스 클릭
- 2. Menu 중 Run Designer 실행

* Main menu

_ 8 ×

- <Compile> device 선택 및 logic size 분석
- <Layout> design place & route
- <Bitstream> program하기 위한 bit file 생성

* Sub menu

- <Netlist Viewer> gat level circuit 분석
- <PinEdit> pin assign
- <ChipView> layout 후 내부 cell의 위치정보 확인
- <Timer> design timing 정보
- <SmartPower> power 소모량 측정
- <BackAnnotate> Timing sim을 위한 파일 출력



Designer Series – Compile



Device Selection Wizard Eamily pa Die APA075 APA450 APA450 APA600 APA750 APA750 APA750 APA1000 Speed: STD	Eackage 100 TOFP 144 TOFP 144 TOFP 144 FBGA 208 POFP Die Voltage 2.5	1. Device (gate,package,speed,voltage)설정 2 Jteg pin 설정 3. Device (Operating Conditions) 설정 Temperature & Voltage : com, ind, mil 4. 마침
<u>취소</u> (뒤로(B)	Device Selection Wizard - Variations 2 Reserve Pins Image: Reserve JTAG Image: Reserve JTAG <td>Device Selection Wizard - Operating Conditions Junction Temperature Bange Best Image Best Voltage Range Best Image Image Best Image Image Image Image Image Image Best Image Image<</td>	Device Selection Wizard - Operating Conditions Junction Temperature Bange Best Image Best Voltage Range Best Image Image Best Image Image Image Image Image Image Best Image Image<
Libero V2.3 SP3 July 2002 Ver 2.0		취소 < 뒤로(B) 마침 도움말 취소 < 뒤로(B) 마침 도움말

Designer Series – PinEdit



5 data out

ADLIB:OB33PH

Unassigned

35

FAM: pa DIE: APA075 PKG: 144 FBGA

July 2002 Ver 2.0

Q

Netlist

Viewer

Designer Series – Layout





1. Layout options

<Timing-Driven> constraint file(gcf)에 명시된 조건에 따라 layout을 실행함.

<Run Place>

Incrementally : Select to use previous placement data as the initial placement for the next place run. Lock Existing Placement (fix) : Select to preserve previous placement data during the next incremental placement run.

<Run Route> Incrementally :

<Use Multiple Passes> layout 시 시작 시점(Seed)을 다르게 하여 전혀 다른 layout 결과를 가져와 성능 향상에 도움이 됨

2. Ok



Designer Series – ChipEdit

1. ChipEdit 열기







Designer Series – Timer





🔄 🖻 🕂 E 🗕 🛛 Ex 🚑 🔯 🗷 🛛

<u>File Edit Tool H</u>elp



- U ×

- 2. Clk40에 대한 clock performance
- 3. Path 별 timer 분석
- 4. Register to Register delay 분석

mmary Clocks Paths	🕲 top – Tim	er Taal Hala				_02	<u><</u>					
ilk40 Frequency 07 130		<u></u> + E - 0	Ex 🗿 🔯 🕱 🕸	Eile	oanded Paths: 1 <u>E</u> dit <u>V</u> iew <u>W</u> ir	dow						-0:
65	clk40			Grid1	Instance	Net	Macro	Delay 0.66 (r)	Type Setup Del	Total 9.70	Fanout	
32 Frequency	Summary (Clocks Paths			U2/count[12]:D U2:tmp_3[12] C_18_1_SUM12:V	tmp_3[12] U2_tmp_3_12	ADLIB:DF cnt_block	0,32 (f) 0,00 (f)	Net Delay Net Delay	9,04 8,72	0	
103	3.1	From	То		G_18_1_SUM12:A	G_18_1_COZ	ADLIB:XO	1,28 (f)	Net Delay	8,16	1	
		is	All Registers / clk40		G_18_1_C011:Y G_18_1_C011:A	G 18 1 COZ	ADLIB: AN	0,57 (f) 0.96 (f)	Gate Del	6,88	1	
Actual: 103,12 Mhz	3 All Regi	sters / cik40 sters / cik40	All Registers / CIK40		G_18_1_C05:Y		ADLIB: AN	0,33 (f)	Gate Del	5,36	10	
Required: Mhz	4 All Input	IS	All Outputs		G_18_1_C05:A G_18_1_C01:Y	G_18_1_COZ	ADLIB: AN	2,26 (f) 0,41 (f)	Gate Delay	5.03	1	
Aaximum Delay in the clk40 domain between al	Path All B	egisters / cl	Ik40 All Begisters /		G_18_1_CO1:A	G_18_1_COZ	ADLIB:AN	0,46 (f)	Net Delay	2,36	1	
Actual(ns) Ret	1 112/00	unt[0]-CLK	U2/count[12]:D		G_18_1_CO0:8	tmp_cnt[0]	ADLIB:AN	0,66 (1) 0,51 (f)	Net Delay	1,90	1	
Input Ports to Registers: 12,83	Expan	d Path	U2/count[14]:D		U2:tmp_cnt[0]	tmp_cnt[0]	cnt_block	0,00 (f)	Net Delay	0,71	3	
Registers to Output Ports: 3,34		_	U2/count[13]:D		U2/count[0]:CLK	tmp_clk20	ADLIB:DF	(1) (1,0 (1) 0	Net Delay	0,71	1	
Insuit Davida da Outraut Davida y 7.11	5 Export	t ⊨	U2/count[12]:D								· · · · ·	
	6 Print,.		U2/count[14]:D	×	5							
Set	7 02/00	UNT[U]:CLR	U2/count[13]:D									
	0 102/00				U2/count[0] G 18_1	<u>COD</u> <u>G 18 1 (</u>	201 G 18 Y ^	1_C05	G 18 1 CO11		U2/	count[12] K
y Temp: 70 Volt: 2,	30 Speed: STD	D //				2 AND2		Υ	A v	G 18 1		R 9
					DFFC		A	ND3	6	— Б		DFFC
									AND3	XO	R2	

Designer Series – Timer





Ver 2.0

- 1. Bitstream 열기
- 2. File Type 선택

BitStream : silicon sculptor를 이용한 programming STAPL : flash pro and lite 를 이용한 programming

- 3. FlashLock 입력시 program, erase 불가
- 4. Programming file 생성

	Generate Programming Files: Bitstream Files
0	File <u>Type</u> : 2 Bitstream <u>Bitstream</u> STAPL
(3	C No Locking (off)
	O Use Keyed Lock (Max length is 20 hex chars,)
	Security Key:
	<u>G</u> enerate Random Key
	O Use Permanent Lock
	Output filename;
	<u>B</u> rowse
	OK Cancel Help
Libero V2.3 S	P3



Designer Series – Backannotation

ø

Designer



Waveformer Lite



123456

<mark>≪</mark> Libero IDE - C:₩Ac <u>F</u> ile <u>E</u> dit <u>V</u> iew <u>P</u>	ctelprj₩demo₩demo,prj Process <u>T</u> ools <u>W</u> indow <u>H</u> elp	
Default Configuration Default Configuration	Le ce de grade de la composition pen HDL file reate Symbol ynthesize reate Stimulus un Pre-Synthesis Simulation un Post-Synthesis Simulation un Post-Layout Simulation	1. TOP design에서 Create Stimulus 열기 2. Clk40에 clock 속성 부여 <note> signal list에서 진하게 출력되는 signal 은 input을 나타내고 엷게 출력되는 signal은 output을 나타낸다.</note>
B	un Designer un Silicon Sculptor	Adjust signal levels
Pi ↓ Design Hierarchy File M	ror WaveFormer Lite - [D File Export Edit Add Signal Add Bus Add Clock Add Spacer H 1.000ns -169-9ns pns reset Clk4 Edit count_e Sig	Bus ParameterLibs Bus ParameterLibs Beport View Options Window Help Image: Complete Signal (s) nal(s) <-> Clock(s)
I/O signals	enabl Sav shift_i Sav shift_en count[15:0] data_out	re As
Libero V2.3 SP3 July 2002 Ver 2.0	Double click to edit sign	nal and simulation properties Simulation Inactive

Waveformer Lite – Clock Properties

100 %

Cancel

Rise to Fall Correlation:

Invert (Starts Low)

0K



Signal Properties						
Name: clk40	☐ Active Low					
Simulate Once Analog Props	<u>G</u> rid Lines					
Drive C Simulate C Watch	C Compare					
Boolean Equation: ex. (SIG1 and SIG2)	delay 5	Edit Clock	Parameters			
Clock: Unclocked Edge/Lev	et M-9	Name: <u> clk40</u>			- CIOCK	name
Clock Properties			< Invone	<u> </u>	·	_
Chat Frankley Not I Sed	vanced Register	Freq:	40.	● KHz/us ● MHz/ns	— Clock	Frequency
Boolean Equation C Verilog		Period: J	25. 🔫 a: ev. 2*CLK0 period) GHz / ps	- Clock	Period
		25				
<u>₩</u> fm Eqn 8ns=Z (5=1 5=0)*5 9=H	I 9=L 5=V 5=X <u>▼</u>	Starting Offse	t 🗍	0 0		
Label Eqn Hex(Inc(0,2,5))	<u> </u>	Duty Cycle %	5	50 🗲 50	— Clock	duty cycle
Export Signal Direction:	put 💌	Rise Jitter:				
Analog Display	Size Ratio: 1	Fall Jitter: Buffer Delay	,	UJ U		
VHDL: std_logic 🔽 Verilog: 🛛	wire 👻	Min L to H:	(
Radix: hex 🚽 Bus MSB: 🚺	LSB: 0	Max L to H:				
🗖 Falling Edge Sensitive 🔲 Rising	g Edge Sensitive	Min H to L:				
OK Cancel Apply <u>F</u>	Prev <u>N</u> ext	Max H to L:	Correlation:			
		Falling Delay	Correlation:	100 %		



Waveformer Lite – Export files 1



Libero V2.3 SP3 July 2002 Ver 2.0

Actel

WaveFormer Lite

Waveformer Lite – Export files 2









Libero IDE - C:WActelprjW Eile Edit View Process Image: Second Se	amow mo.prj Tools Window Help	
Default Configuration Default Confi	ck, vhd) lock, vhd) _block, vhd)	
Op	otions	×
	Project Settings Stimulus Simulation Synth Process Location: modelsim Additional	Browse
Design Hierarchy File Manager	Automatic Do File Content ↓ Compile VHDL Package Files ↓ Include wave,do Test bench entity	Simulation Run [2000ns [testbench
HDL Editor ViewDraw for Actel Synthesize B→S Synplify Synthesis Synplify WaveFormer Lite	Vsim Command Type: C Min C Typ © Max Vsim Additional	Resolution: Ins
H ModelSim Simulatic □-Implement Design - C Designer Place-anc - Silicon Sculptor - Silicon Explorer	Use Automatic Do File	Default
Invoking Synplify. Invoking ModelSim		확인 취소 도움말
Ready		VHDL PA

Libero V2.3 SP3

July 2002 Ver 2.0

- 1. Simulation 하기 위한 options
- 2. Tools -> options 선택
- 3. Simulation tab 을 선택

<Simulation Run> : Simulation 의 끌점을 선정. (ex: 2000ns : 결과를 2us 까지 출력) <Compile VHDL Package Files> : simulation 할때마다 package file을 다시 compile 함. <Inculde wave.do> : user가 원하는 signal을 wave.do 로 저장하여 다음 simulation 시 적용됨. <Vsim Command> : Timing Simulation 시 Min(best)/Typ(typical)/Max(worst) case 를 선택하여 simulation 함. <Resolution> : simulation 결과 출력시 sampling time을 의미함. 값이 작을수록 더 정확한 결과를 얻을 수 있음.





Package tex

Now: 1 us Delta: 3

Library), sim

Run Post_Layout Simulation : Timing simulation

*정확한 design의 검증을 위해서는 위 세 가지의 모든 경우에 대해서 simulation 결과가 일치해야 함.

Libero V2.3 SP3 July 2002 Ver 2.0



Loading C:/tools/Libero/Model/win32acoem/../actel/vhdl/apa.pllcore(vital_act) # Loading C:/tools/Libero/Model/win32acoem/../actel/vhdl/apa.pll(vital_act)

Loading C:/tools/Libero/Model/win32acoem/../actel/vhdl/apa.shreg(vital_act)

Loading ./postlayout.cnt_block(def_arch)

sim:/testbench

VSIM 2>

ModelSim





Input/output signal list





jion ;ign

ModelSim	ACTEL 5,6	6b - Custo	m Acte	l Versia	n					
<u>F</u> ile <u>E</u> dit	<u>View</u> <u>C</u> o	mpile <u>S</u> ir	nulate	Tools	<u>₩</u> in	dow	<u>H</u> elp			
🕸 🚅 🖻	<u>A</u> ll Window	/s		1	6)	м				<lh:< th=""></lh:<>
testber testber testber fop Packag Packag Packag Packag Packag Packag Packag Packag Packag testber testber	 Dataflow List Process Signals Structure Vanables Wave Datas <u>e</u> ts	space	ols/Libero ols/Libero ynth.cnt_ ynth.piso_ sk/Libero ols/Libero ols/Libero	V2.3/Moc V2.3/Moc block(beh block(dei V2.3/Moc V2.3/Moc V2.3/Moc V2.3/Moc	lel/win32 lel/win32 ave) _arch) lel/win32 lel/win32 lel/win32	acoem/. acoem/. acoem/. acoem/. acoem/. acoem/.	./actel/vhdl/ap ./actel/vhdl/ap ./actel/vhdl/ap ./actel/vhdl/ap ./actel/vhdl/ap ./actel/vhdl/ap	a.pllcore(vit a.pll(vital_ar a.shreg(vita a.dffc(vital_ a.bfr(vital_a a.inv(vital_a	al_act) ct i_act) al_act) act) ct act) ct v	1. V 2. S 3. S
Norv: 2 us	Encoding	•	sim:	/testber	nch				11.	
structure 😨				- 🗆 ×	1 📰	signa	ls			- O ×
<u>File</u> <u>E</u> dit	<u>V</u> iew	<u>W</u> indow			Ei	e <u>E</u>	dit <u>V</u> iew	<u>A</u> dd	Tools	
testben testben testben top top	nch: testbenc nulus_0: stimu _0: top(beha u1: pl_block u2: cnt_bloc u3: piso_blo ge vtables ge vital_primil ge tvtlo ge stal_logic_ ge std_logic_ ge stal_logic_ ge stal_logic_	h(tbgenerate ve) (def_arch) :k(behave) ck(def_arch) tives g unsigned arith 1164	dcode) dcode)			gla glb c loc c clk	a ok k c d_1_net	List Log		Selected Sign Signals in Ber Signals in Der
T										
sim:/testbe	nch/top_(]/u1			/ s	im:/te	stbench/to	p_0/u1		
VZ.J OFJ										11.

<내부 signal을 보기위한 방법> 1. View -> Signals 과 Structure 창을open 2. Structure 창에서 내부 block으로 이동 3. Signals 창에서 원하는 signal 을 선택하여 add->wave 를 한다.



July 2002 Ver 2.0



File Edit View Compil	Custom Actel Version le Simulate Tools Window Help	١×
🕹 🚘 🖻 🛍 💷 🚺	100 쉬티 타 타 화 [권) 라 찌	
testbench: testb testbench: testb fop_0: top[0] Package vtables Package vital_p Package textio Package std_lo Package std_lo Vs	Loading D:/tools/LiberoV2.3/Model/win32acoem//actel/vhdl/apa.dffc(vital_act) Loading D:/tools/LiberoV2.3/Model/win32acoem//actel/vhdl/apa.bff(vital_act) Loading D:/tools/LiberoV2.3/Model/win32acoem//actel/vhdl/apa.inv(vital_act) aw signals .signals .signals .sw structure .structu	
Library sim	ilm e	+
Now: 2 us Delta: 4	sim:/testbench	
File Edit View Insert 🖻 🖬 🎒 🐰 🖻 🛱 👫	Format Lools Window ♪ ※ 1 ± ± ▼ □, ④, ○, ④, B.K E.F E.L E.C E.L MA 3+	
/testbench/reset		$ \Delta $
 /testbench/clk40 /testbench/count_en /testbench/enable /testbench/shift_in /testbench/shift_en /testbench/count /testbench/data_out /testbench/tata_out /testbench/top_0/u1/gla /testbench/top_0/u1/glb 	-No Data- -No Data- -No Data- -No Data- -No Data- - No Data-	
/testbench/clk40 /testbench/count_en /testbench/enable /testbench/shift_in /testbench/shift_en /testbench/count /testbench/cou	-No Data -No Data -No Data - No Data -	

July 2002 Ver 2.0 1. Modelsim main windows에서 vsim #> restart -f

vsim #> run 2 us 를 실행

- 2. Wave 창에서 결과 확인
- 3. Wave 창에서 wave.do로 저장하게 되면 다음에 이 추가된 signal이 자동으로 올라오게 된다.



Silicon Sculptor – programming



≪Libero IDE – C:₩Actelprj₩demo₩demo,prj <u>F</u> ile <u>E</u> dit <u>V</u> iew <u>P</u> rocess <u>T</u> ools <u>W</u> indow <u>H</u> elp	1. Silicon S
D 😂 🖬 🐇 🖻 🖻 🗠 🗠 🗛 👫 🏭 🚭 🎖	2. Device
	3. Fusing f
Create Symbol	
Create Stimulus Open Stimulus → Select a Stimulus File	∰ Sculpt₩ File Tools JobMaster
Run Pre-Synthesis Simulation Run Post-Synthesis Simulation Bun Post-Lauout Simulation	Quantity: 1
Design Hierarchy File Mai Run Designer Run Silicon Sculptor	Device KNone Selec
HDL Editor ViewDraw for Actel	
	N/A
4. Program 🔨	
5. Program status	

- Sculptor Programmer 실행
- 선택
- file(bitstream 선택)

Open Stimulus Select a Stimulus File	SculptWX File Tools JobMaster Help
Run Pre-Synthesis Simulation Run Post-Synthesis Simulation	Quantity: 1 📴 🖬 🚺
File Mat Hun Post-Layout Simulation 1 Run Designer Run Silicon Sculptor	Device Knone Selected> Control Patternel (Empty)
or Properties	
	N/A]
4. Program 🔨	
rogram status	PROGRAM STOP



Creat Design – Schematic



🗙 Libero - demo 💶 💷 🗙
<u>File Edit View Process Tools Window H</u> elp
Design Hierarchy File OK Cancel Cancel Chematic Stimulus HDL File Stimulus HDL File Stimulus HDL File Sthulus HDL Stimulus HDL File Stimulus HDL Stimulus H
Invoking Viewdraw
The tutorial_sch project was closed.
The demo project was opened.
×
Ready VHDL PA //

1. New Schematic file 생성(new->Schematic)







Creat Design – Schematic

- 1. Component 선택시 두가지 방법
 - i. Command line 에서 원하는 component 를 입력 => com and2
 - ii. Add component 에서 원하는 component 를 선택

S ViewDrav	v - [sch₩sch_top] dit <u>V</u> iew <u>A</u> dd <u>P</u>	roject <u>T</u> ools <u>W</u> indo	w <u>H</u> elp	- 🗆 🛛
			?	
	Add Component	<u> </u>		
	Directory (actelcells) C:₩Actelprj₩tutoria (actelcells) (builtin)	Symbol and2, 1 and2, 1 and2t, 1 and2t, 1 and3, 1 and3, 1 and3fft, 1		ose elp
		and 3ftt, 1 ao21, 1 ao21ftt, 1 ao21ftt, 1 ao21ftt, 1 aoi21ftt, 1 aoi21ftt, 1 aoi21ftt, 1 aoi21ftt, 1	A ANDZ) <u> </u>
			• • • • • • •	
actelcells:and	프로마비 <u>왕</u> 2,1 read	A A A	Select	









Creat Design – Schematic



- Bus 연결은 bus icon을 이용하여 component 간의 pin을 연결한다.
 i. 단축키 를 이용할 수 있다.
- 2. Bus name은 Bus properties에 label에 name을 준다.
- 3. Index를 위하여 [7:0] 의형태를 갖는다.
- 4. 배열을 주기위해서 component properties에서 array option을 이용한다.









Creat Design – Schematic

- 1. Bus 에서 bit 의 분리는 bus라인에서 net 바로 연결하여 사용한다.
- 2. Index를 bus name 에 바로 붙여사용







- 1. Vhdl 로 구성된 top design을 schematic의 sub block으로 만들기 위해서 create symbol
- 2. Add component에서 top design을 import 하여 net를 연결한다.

D

R

<010

Т



Creat Design – Schematic



- **Creat Design Schematic**
- 1. Vhdl top design과 schematic 과의
- 2. Add component에서 top design을 import 하여 net를 연결한다.

