EESM518/ ELEC516 Design Automation Tutorial

Teaching Assistant: Michael Ling (EESM518), Toby Qian (ELEC516)

23/02/2010

Objective

After this tutorial, you should gain essential understandings about ASIC design flow. Two popular tools for logic synthesis and auto placement/route would be introduced. A lab material is also supplied to help you understand the flow.

Background on ASIC design flow

Front End and Back End design are the most popular division between ASIC flows. Front end is more concerned with design logic while Back end is more related to the physical aspect of the design. The whole process is shown in Fig. 1.

Front End Design

Each design process begins with a specification. The function of a system is specified and partitioned into submodels or systems to improve the efficiency and robustness. After specification. each module is designed to meet its own function. In digital domain, this design is usually modeled in a hardware description language (i.e., VHDL, verilog). Behavior simulation is devised to check the design function.

After the desired behavior is verified, we move to a stage called logic synthesis. In a fully custom design, this stage may be completed by human beings. Here, we only refer standard-cell based design (a semi-custom design strategy) where this step is accomplished by computer tools. Several key transformations are made here:

- 1. The design logic function is extracted from the HDL for each input and output. The result logic is then presented in basic Boolean equation;
- 2. All the extracted logic function is simplified to achieve better area/ power/ timing;
- 3. All the logic is then mapping into specific cells provided in the standard-cell library. This library is usually provided by foundry;
- 4. The timing/area/power is estimated and optimized to meet certain design constraints;

The output from logic synthesis is a netlist describing the interconnection of library gates. You will see it soon. Then you can utilize this netlist and the library gate model to device a pre-layout simulation which would include the cell delay into consideration and make the result more realistic. If this simulation passes, we hand over the netlist to the back end guys.



Figure 1: ASIC Design Flow

Back End Design

The back end process focuses on turning the netlist into a physical layout. This involves cell placement and interconnection routing (for signals). Good cell placement and interconnection routing tools would result in a significant better design in terms of area/power/timing. So several iterations of optimization would be performed here to achieve this goal. Usually back end design requires an understanding of tools and real-life experiences.

Note on Design Presentations

Probability a better way to see this process is to take a look at your design presentations:

- 1. You write a code in VHDL/Verilog;
- 2. Simulate your design in behavior simulation; We call it behavior simulation in a sense that at this stage, we do not have any information about the physical implementation of your design. Only the logic function is verified. There's no timing information in it.

- 3. Synthesis your design and get your design netlist; This stage your design has been mapped into structure connections with standard-cells. Standard-cell library provides a forest of logic cells for you to implement all possible logic functions (actually, a 2-input nand gate can implement all possible logic); This netlist file is usually in Verilog format;
- 4. With the netlist file, you can do Pre-Layout simulation with a standard library verilog file. The standard library file is only to describe cell functions and their delay information. This time, the simulation result is more realistic in the sense that all the cell/gate delays in your design is included. However, since we still haven't actually layout the cell, we do not know the wire delay (we do not know the distance between to cells, so their connecting wire lengths);
- 5. Placement & Route your design. This time, you get a physical design. You can extract the wire delay information and another netlist (since during this step, some logic might be revised for better timing);
- 6. With the wire delay information and the final netlist, you can redo your simulation (Post-Layout simulation). If it passes, then congratulations! You probability have a functional design (But function is only one concern, power/area are also important).

Tutorial Setup

In this tutorial, we would use a simple 16-bit multiplier design to demonstrate the ASIC flow. A template folder "elec516_lab" (or eesm518_lab) contains all the necessary file and setup information for you to practice and use for your project. (See "Before Getting Started" section to download this folder)

The sub-folder "encounter" is used when you to Back-End place and route. There are two files in it.

- The "LEF" file contains the placement information for each standard cell (i.e., size, dimensions, input/output locations);
- The "lib" file is the timing library containing the cell and wire delay information;

You are encouraged to open these two files with a text editor to get a sense.

The "synopsys" folder contains synthesis and simulation setup.

- "db" folder is for you to store your synthesis results. it is short for your design library database;
- "libs" folder contains standard cell library ("db" file) and symbol library ("sdb" file) for synthesis use;
- "sim" folder is for your behavior simulation;
- "syn-sim" folder is for your gate-level (pre-layout/post-layout) simulation. There're verilog files of the standard cell library inside. Since after synthesis, your design is present in standard cells. So this verilog file contains the cell function and delays for you to simulate your design in a more practical situation;
- "syn" folder for you to synthesize your design. You must do it in this folder since it contains a setup file ".synopsys_dc_setup" (hidden, use ls -a to see it);
- "verilog" folder for you to put your source code;

Before Getting Start

Download the tempelate folder :

>cp ~qianzl/public/elec516-lab . (copy the folder to your current working directory)

In order to set up the environment for the tools (so that the system can recognize the licenses and versions for sysnopsys and cadence tools), in "elec516_lab" (or "eesm518_lab") folder, we need to source ".cshrc_user" file first .

> source .cshrc_user

After this step , you can type commands like

> which design vision

to check the current version of the tools which we'll use.

Note: in many cases , if the system tells you "command not found" , it's most likely you haven't "source .cshrc_user" yet or the previous source action is no longer valid after reboot. You can source .cshrc_user file again to fix this problem.

Behavior Simulation (For VHDL input)

1) Go to the "elec516 lab/synopsys/sim" folder .

2) In "elec516_lab/synopsys/sim" directory execute the following commands to analyze VHDL source code . If multiple VHDL file need to be analyzed, the bottom level module file is expected to be analyzed before top module file:

> vhdlan -nc ../vhdl/ARITH_module.vhd

> vhdlan -nc ../vhdl/tb_multiplier.vhd

>vhdlan -nc ../vhdl/cfg_array_mult.vhd

please check and fix any error according to the the information given after execute this command

3) Execute the command below to compile and elaborate the design

>scs -nc cfg_array_mult

4) simulate the design

Two kinds of method can be used to simulate the design : File I/O- read stimulus from file and write results into file. (In our example, we generate a vector file named "expect_vector", each cycle, the testbench read one row of "expector_vector" and pass the values to the hardware multiplier as input. Then compare the hardware output with the expected value in "expect_vector", If any mismatch happens, write this cycle simulation information to a file named "error vector" for debugging use).

The second method is through observing the wave form of the simulation (following the commands below):

> scirocco &

Type in 'scsim -debug_all' to open the simulation in debug mode. (As seen in figure)

🗶 Simulator Invocation Dialog	
Simulator Command Line	
scsim -debug_all]	4
Type Scirocco I Designator II	LUSe Sources
OK	Help

Figure 2: scsim window

In the VirSim window, click window -> Hierarchy

	Window -> Hierarchy	-	• —		
👯 VirSim - Interactive -	SIM - 11 - Scirocco			🚰 VirSim - Hierarchy - 11 - inter.vpd	
File Edit Sim View	Window		Heln	File Edit Display View Window	Help
			Tieth		
-> 🔶 🕇 🖃 🖬 🔳	🗄 🖬 🔄 🛛 🤻 EG	roupO	SIM 🗞	Hierarchy S	Signals Search
History				TB_MULTIPLIER_15_0	P
This program of Synopsy: authorized in and disclosu	ALL RIGHTS RESERVED n is proprietary and confident s, Inc. and may be used and c a license agreement contro re.	ial infor lisclose lling suc	matio d only ch us:	² ATTRIBUTES ² STANDARD ² STD_LOGIC_1164 ² STD_LOGIC_1164 ² STD_LOGIC_TEXTIO ² TEXTIO ³ TEXTIO	Fiter MutoGroupD Add
User Defined Buttons					
Interactive	Debug		A		
pwd Is	Step	Next	t		
	ion1 Din	Hou			
		пех	[
ls -v ls -	t brkpnt [sig] I	nonitor	[sig]		
list size list u	an List Dumma	int Hon	itaun 🕅		
M					
Simulator Control					
Step Time 💷 20 ្ថ័		ОК	Cancel		
Scope 1		ок	Cancel		
Time 0 (1 ns)					
		St	opped		

Figure 3: Hierarchy Window of Scsim

In the VirSim-Interactive window, click Window -> Waveform , in order to add signals into the waveform , you need to select these signals in the Hierarchy window. For our tutorial design, in Hierarchy window, choose "PT(31 downto 0)" and press the middle button of your mouse, drag this signal to the waveform region. Similarly, add signals "XT(15 downto 0)" and "YT(15 downto 0)" to the waveform window.



Figure 4: Choose signals to be observed

In the VirSim-Interactive window, in "Simulator Control" area, you can set the Step Time (we leave 20ns as default), and click "OK". The Simulation begins , and you can observe the resulting waveform for your debugging.

For behavior simulation, the major purpose is to verify the correctness of function. And from the wave form below, we indeed observe that $PT = XT \times YT$; thus verify the behavioral design.

Also, we can check the generated output file "error vector" for behavioral verification.



Figure 5: Simulation results

Behavior Simulation (For Verilog input)

You are encouraged to use a third-party simulator during your code implementation stage. It is more convenient. Modelsim, ActiveHDL for examples. Also you can try it on the workstation with synopsys tools – VCS.

 1022	994 1	01	1008	(1015	1022)0	<u>,7</u>		14	21	
 -606	263 4	7	109	(110	449)-169	<u>)-5</u>	29	-183	(-456	
 -619332	261 4	7417	109872	(111650	458878)0)-3	703	-2562	-9576	
 -619332	261 4	7417	109872	(111650	458878)0)-3	703	-2562	(-9576	

Figure 6: A behavioral simulation by Modelsim

In "synopsys/sim" directory, following the commands as follows.

1) analyze the verilog file and testbench

> vlogan .../verilog/ARITH_module.v

>vlogan +v2k ../verilog/Tb_multiplier.v

(note: our test bench is written in verilog IEEE2000 syntax, without "+v2k" , vlogan command may fail due to compatible issue)

2) compile/simulate the design

- vcs +v2k .../verilog/Tb_multiplier.v .../verilog/ARITH_module.v (this compiles a simv file)
- vcs +v2k -RI ../verilog/Tb_multiplier.v ../verilog/ARITH_module.v (this opens a GUI interface)
- In VirSim-Interactive window ; choose Window -> Hierarchy to get a hierarchy view of our design. Choose Window -> Waveform to generate the waveform window.

	Signals in testbench
🗱 VirSim - Interactive - SIM - I1 - VCS	🚟 VirSim - Hierarchy - 11 - vcdplus.vpd 📃 🗖 🔀
File Edit Sim View Window Help	File Edit Display View Window Help
→ ◆ ↑ → 🖬 🖪 🗷 🧳 💞 EGroup0 🍇 SIM	
History	Hierarchy Signals Search
Chronologic VCS simulator copyright 1991-2005 Contains Synopsys proprietary information. Compiler version Y-2006.06 - SP1; Runtime version Y-2006.06 - S \$stop at time 0 cit_UVCD+ Writer Y-2006.06 - SP1 Copyright 2005 Synopsys Inc. cit_unction Command conumand Conumand cit_unction Stope Breakpoints Show Continue Drivers Scope Show Next Cond Vext Cond Vext Order Stop 0 Ports Scopes Local Driver openancy	
Oton 1 Venichten Oceanes Tune Direct Coveredge M	
Simulator Control	
Step Time 20 OK Cancel	
Scope The Multiplier 15 0 OK Cancel	
Time 0 (1 ps)	
Stopped	

Figure 7: VirSim hierarchy window

- Choose the signals we want to observe in the Hierarchy window (pt[31:0], xt[15:0], yt[15:0] etc), hold the middle button of the mouse, drag them into the waveform window
- In "VirSim- Interactive window", in "Simulation Control" area, type in your desired step time, and press OK. Then, you can observe the output waveforms

			;·► 	Signals in testbench	 → ↓
VirSim - Waveform - A - AutoGroup0			🚰 VirSim - Hierarchy	- I1 - vcdplus.	vpd 📃 🗖 🗙
<u>File Edit Zoom Display View V</u>	indow	Help	File Edit Display	View Windo	w Help
🧱 🍠 🗽 S 🖾 S38 🖪 🕨		🎸 None 🍇 A			
C1 = 0 (1 ps)			Hioromhu		Signale Sparch
CZ = NA Delta NA	C1 0 2 4	6 8 10	niera city	5.0	
11 pt[31:0] 32 ⁻ baccoscosco 11 xt[15:0] 16 ⁻ baccos 11 yt[15:0] 16 ⁻ baccos			E testbench		ime_num[31:0] MESSI_STR[04:0] MESSI_STR[14:0] MESS3_STR[14:0] MESS3_STR[14:0] MESS5_STR[16:0] MESS5_STR[16:0] MESS5_STR[16:0]
			<u>حا</u>		AutoGroup0 Add

Figure 8: Waveform window to be observed

				,	Check this : Multiplier: 812 Multiplicand : -8	2; 01 ;			
					11000001-0000	1			
v	irSim - Wavefor	m - A - AutoGroupO				1			
File	e <u>E</u> dit <u>Z</u> oom	<u>D</u> isplay <u>V</u> iew <u>W</u> i	ndow						<u>H</u> elp
	🍠 🍇 🕆 🛛 🛛	3 2 22 🔹 🕨		1 🗄 🖬 🖬		•		€	None 🍇 A
CI	_	0 (1 ps)				1			
C2		NA							
Delt	a	NA	1,570,00	0	,580,000	1,590,0	000	1,600,000	
11	pt[31:0]	x	51292	-299460	-650412	-612612	-194936	-714714	-39480
11	xt[15:0]	x	798	805	812	819	826	833	840
11	yt[15:0]	×	954	-372	-801	. −748	-236	-858	-47
					_ 				
								-	
		1×1							

Figure 9: Out put Waveforms

Synthesis with Synopsys Design Vision

Input Your Design

This section would guide you step by step to synthesize a 16-bit multiplier example. We would use Synopsys Design Vision for this purpose.

- go to the syn library: cd $\ \widetilde{}/elec516-lab/synopsys/syn$
- check out the there is a setup file ".synopsys_dc_setup" : ls -a

- In terminal : source ../../.cshrc user (source the design vision)
- start design vision: design_vision &

For Linux workstations, the design_vision can be loaded correctly without any error or warning as figure below:



Figure 10: Design Vision Main Window

For UNIX SUN workstations, there may display some error messages of X-display as figures below, normally, it won't affect our synthesis process, we can ignore this compatible issue.

We may look at the main window of Design Vision to see a few of the program's features. In the top panel, there are two panes. The left pane is a full Hierarchy pane; it will show the entire hierarchy of the current design (as selected from the drop-down box in the upper control panel). The right panel is a context based panel which will display contents based upon the selection in the drop down box at the top of the panel.

The bottom panel has three different tabs: log, history and errors/warnings. The important thing to note about this panel is that every command you perform will appear in this panel, allowing you to learn the commands and create scripts of commands for future use. It is also the panel that you must monitor to determine the source of errors and warnings, allowing you to fix the code or correctly determine if a warning is expected.

• analyze the file. Select File->Analyze and add the file you want to analyze, in our design , choose "elec516-lab/synopsys/vhdl/ARITH module.vhd".

After analyzing the file, please check whether the compilation is sucessful.

	Desi	gn ¥isi	on - '	TopLeve	l.1											
<u>F</u> il∈	e <u>E</u>	dit <u>V</u> i	ew	<u>S</u> elect	<u>H</u> ighlig	ht L <u>i</u> st	<u>H</u> ierard	hy <u>D</u> esign	<u>A</u> ttributes	S <u>c</u> hematic	Timing	<u>T</u> est	<u>P</u> ower	<u>W</u> indow	Help	
	2 5	6		0.2	(b) (i)	0.0	**						•			
	2	Hier.1	L					=								
1	L	ogical	Hie	Cells (Hierarcl	ical)			*							
١				Cell N	ame	Ref Na	me	Cell Path	D							
0																
, m									_							
									_							
									_							
									_							
									_							
									_							
									_							
									_							
									_							
									_							
									_							
	E			,					_	_				_		=(
		Err	or:	unknow	n com	and 'ar	notate	(CMD=005	, r —							1
		Err	or:	unknow	n com	and 'ar	notate	(CMD-005	Σ	Ignore	e these	errors				
		Err	or:	unknow	n com	and 'ar	notate	(CMD-005	1 L .			_	_			
		ac_ dea	snei ion	1> gui vision	_start >											_
		Loc	- Le	-ton/		_										▼ Options, =1
	1	LOG		story	Ir											Opuons: 💆
		desig	n_vis	sion>												
Rea	ady															

Figure 11: Errors due to compatible issue in Sun(eesu) workstation

2			Design Vision - TopLevel.1 - [Hier.1]										_ - ×			
° <u>⊾</u> E	ile <u>E</u> dit	View	/ <u>S</u> elect	<u>H</u> ighli	ght L	ist <u>H</u> iera	rchy	<u>D</u> esign	<u>A</u> ttributes	S <u>c</u> hematic	Timing	Test	Power	<u>W</u> indow	Help	- 🛛 🗡
]	: 🗆 🕹	e	0.2	Q (1)	0.0	1 🛛 🔹 🖆	Ð							•	•	2
	Logical	Hier	Cells (Hie	erarchi	cal)											-
1			Cell Nam	пe	Ref N	ame	Cell	Path	Dont Tou	ich						
(i)		_														
Đ		_														
O,																
0																
		_														
		_														
		_														
		_														
	- 0		nn Frei	tur Da	-1	tion IID	DUDRI	212 20	16							11
	Cor	npili npili	ng Enti ng Arch	itect	ciara ure U	EION UB.	A 30	15 of I	JBPUREBKA	30 15						ᅴ
	Cor	npili	ng Enti	ty De	clara	tion UB	TCCOI	IV31_31	_0		After Ana	luze n	ake sure	e the		
	Cor	npili	ng Arch	itect	ure U	BTCCONV	31_3	L_0 of 1	JBTCCONV3	L31_0	ompilatio	n com	leted	e uie		
	de	esto	compila vision>	tion .	compl	eted su	ccess	stully.		s	uccessful	ly				
	1															
	Log	His	story												Optio	ons: 🗐
			 · ⊏													
	desig	In_vis	ion>													
Rea	dy															

Figure 13: After Analyze

Analyze is similar to compilation. It will check the syntax of each of the files to verify correct use of the language and that all code used is synthesizable.Note that for VHDL code, you must analyze in a specific order because of some of the ordering requirements of VHDL. No particular order will be required when using Verilog code with Design Vision. I recommend for the first time analyze your code, analyze one by one to see the messages, after that, you can add it together¹.

¹Be careful not to include the testbench file , this is not part of the design and can not be synthesized

Analyze Designs	×
Fi <u>l</u> e names in analysis order:	
/local/staff/ee/qianzl/elec516-lab/synopsys/vh	A <u>d</u> d
	D <u>e</u> lete
	*
Format: VHDL (vhdl)	-
Work library: WORK	•
☑ <u>C</u> reate new library if it does no	t exist
ок	Cancel

Figure 12: Analyze VHDL Code

	Elab	orate Designs 🛛 🗙
Library:	WORK	•
<u>D</u> esign:	MULTIPLIER_15	0_1000(MULTIPLIER_15_0_1000)
<u>P</u> arameters:	Name	Value
<mark>፼</mark> <u>R</u> eanalyze	e out-of-date libr	aries
		OK Cancel

Figure 14: Elaborate Design

- elaborate the analyzed code:
 - File-> Elaborate;
 - Change Library to "Work"; This is where you defined to store your intermediate results;
 - Change Design to "Multiplier_15_0_1000". This is your top module;
 - Click "OK";

The elaboration step may take several minutes. This step is similar to loading the design in Modelsim. The design is checked to make sure that the code is synthesizable, the subdesigns connect correctly and that there are no major errors in the implied circuit. (At the end of this step you may need to fix your code to remove them by checking the output message: THIS IS A MUST). Alternatively, you can use File-> Read to perform the function of analyze and elaborate.

2		Desi	ign Vision - To	opLevel.1 (Mu	litiplier_1	5_0_1000)	- [Hier	.1]			(_ 🗆 🗙
Pe I	<u>ile E</u> dit <u>V</u> iev	v <u>S</u> elect <u>H</u> ighli	ight L <u>i</u> st <u>H</u> iera	rchy <u>D</u> esign	<u>A</u> ttributes	S <u>c</u> hematic	Timing	Test	<u>P</u> ower	<u>W</u> indow	Help	_ 8 ×
]	è 🖪 🖨 🔤	0.2.8.0	0. 🖸 🛛 🖢 📤	/ 🖸 🗈 🖬	3 👀 🗍	i 🖬 📰 📼	Mult	iplier_1	15_0_10	00	•	
	Logical Hier	Cells (Hierarchi	cal)									•
18	⊡-D==	Cell Name	Ref Name	Cell Path	Dont Tou	ich						
G)		₽ 00	MultTC_STD	UO	undefine	d						
Đ												
Θ												
	1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.					No. of Concession, Name						
	- Inform	ation: Buildi	ng the design	n 'GPGenerat	or'. (HD)	- 193)						
	Presto	compilation	completed suc	ccessfully.			Check	wheth	her the			
	Inform	ation: Buildi	ng the design	h 'CarryOpera	ator'. <u>(</u>	DL-193)	elabor	ration	complet	ed		
	design	_vision>	compieted su	cessfully.		J	54000	sjany				
	Current	t design is '	Multiplier_1	5_0_1000'.		aniania aniania ang mang						Ţ
	III I											
	Log Hi	story									Opti	ons: 💌
	design_vis	sion>										
Roa												

Figure 15: Message After Elaboration

Now that we have elaborated the design, we see some basic structure of the design in the main window of Design Vision. See Figure 15. The left pane of the main window shows the full hierarchy of the design starting from the design that is specified as the top-level (from the drop-down box in the top tool panel). In the right pane we can select what we see to help perform later tasks. By right clicking on a module, we may also choose to see a schematic view from the right click menu. The schematic view may be useful, but requires a good understanding of synthesis, as the module names may seem cryptic at first.

Design Check & Set Constraints

After you input all the design files, it is sometimes necessary for you to link the design (In File->Link Design). For sometime tools might no be able to correctly establish the interconnection between your different modules. When you finish all these, you check your design for possible errors (Design->Check Design). Example check results have warnings due to output connected to input ports directly (We can ignore this kind of warnings since we dedicately connect them in our design).

- Select Multiplier_15_0_1000 as your current design (this is the top design module) in the module selection in the selection box right upper corner;
- Select Design->Check Design, and set the choice as shown in Figure 16;
- Check out the output messages;

You should perform frequency design check after each major operations which would affect the design logic.

Now you are going to set your design constraints to guide the mapping process. Common constraints are: clock periods, timing/area/power constraints, input delay, output delay, false path, wire load, operating conditions, fanout, etc.. (It's highly depends on the specification of the design system)

Check Design X
Check for
Current design: Multiplier_15_0_1000
Check options
Warning messages
C Suppress C Display a summary C Display in detail
Hierarchy
C Only current level of hierarchy C Current level and all sub-designs
Check for correct back annotation D Do <u>n</u> ot check design itself
OK Cancel Apply

Figure 16: Check Design Box

Set Clock

Specify clock tells design vision the clock rate at which the design should be able to operate. This goal will tell design vision to make sure to organize the modules such that calculations can all be performed within the clock period. Various techniques such as logic duplication are used to achieve the goals. It is important to set realistic goals for the clock rate so that design vision does not perform too much logic duplication to attempt to reach the goal.

- Set Clock: If you have the clock pin in your design, then select this pin in port view, since in our multiplier design, we don't have any clock pins, we need't select any pin ;
- Select Attributes->Specify Clock (see. Figure. 17);
- We create a clock name : vclk which means this is a virtual clock; Period is 0.5 here; feel free to try out different values to see how fast the system can run;

	Specify Clo	ock 🛛
<u>C</u> lock name: vcl	k	
Port name:		
☐ <u>R</u> emove clock		
Clock creation –		
Perio <u>d</u> : 0.5		I
Edge	Value	Add <u>e</u> dge pair
Rising	0.25	Romovo odgo pair
Falling	0.5	Kem <u>o</u> ve edge pair
		Invert <u>w</u> ave form
0.00	0.25	0.5
P Don't touch ne	twork	Fix <u>h</u> old
	ОК	Cancel <u>A</u> pply

Figure 17: Specify Clock

You will know if you have correctly selected Clk based upon if Clk shows up in the grayed out Port name box. If that box is empty, be sure to close this dialog and make sure Clk is selected before opening this dialog. Since a clock is a signal we don't want to optimize (prevents errors of the synthesizer disconnecting the signal), we want to set the clock as a "don't touch" network. Select Don't touch network before clicking OK.

Set Input/Output Delay

Input delay tells design vision that a signal will always arrive at a certain time relative to the clock (after the rising edge of the clock). When specifying delay, the delay should always be specified relative to a clock so that design vision may calculate delays correctly.

- Change the drop down box to Pins/Ports.
- Select->Ports/Pins->Input Ports to select all input pins
- Attributes->Operating Environment->Input Delay (If you did not select any signals, either the Input Delay option in the menu would be grayed out, or there would be no entries in the Name field).
- Select vclk in the Relative to clock dropdown Specify 0.1 as the Minimum and Maximum delay This means that input signals should be modeled so that they arrive 0.1nS after the edge of clk. Click OK
- Do the same for the output delay (This specifies how long a signal takes to reach the chips output after leaving your modules output after the clock edge.)

Input Delay
Name: <a>Multiple Selected> <a>Relative to clock: vclk
© Rising edge C Falling edge
✓ Same rise and fall
Max rise: 0.1 Max fall: 0.1
Min ris <u>e</u> : 0.1 Min fall: 0.1
OK Cancel <u>A</u> pply

Figure 18: Set Input Delay

Wire Load

We must specify a wire load model so that design vision can estimate the delay that wires in the design have. Each model is based upon a different amount of resistance and capacitance for a certain amount of wire. Design vision will use that amount to estimate how much delay is added to the circuit based on the length of the wires and distance between the wires.

- Attributes->Operating Environment->Wire Load;
- Select-> 5K_hvratio_1_1;

	Wire Load	×
Current design:	Multiplier_15_0_1000	
Wire load model:	5K_hvratio_1_1 (NangateOpenCellLibrary)
5K_hvratio_1_1	(NangateOpenCellLibrary)	•
5K_hvratio_1_2	(NangateOpenCellLibrary)	
5K_hvratio_1_4	(NangateOpenCellLibrary)	
3K_hvratio_1_1	(NangateOpenCellLibrary)	
3K_hvratio_1_2	(NangateOpenCellLibrary)	-
	OK Cancel <u>A</u> ppl	у

Figure 19: Wire Load

Design Constraints

This level of constraints allows us to set overall objectives of the design for design vision to attempt to reach. We can set maximum values for area, power, fanout, and transition. Normally for this course we will only set values for area and fanout, allowing power and transition to vary as design vision likes. This will speed our synthesis time and will allow us to concentrate on the operation of the circuit rather than worrying about power and other effects that require attention after full correctness is guaranteed.

In "Attributes > Optimization Constraints > Design constraints" we can set the optimization goal

Design Constraints
Current design: Multiplier_15_0_1000
Optimization constraints
Constraint value: Unit:
Max ar <u>e</u> a : 2900
Max dynamic power:
Max <u>l</u> eakage power:
Max t <u>o</u> tal power:
Design rules
Max <u>f</u> anout: 8
Max <u>t</u> ransition:
OK Cancel <u>A</u> pply

Figure 20: Design Constraints

Co	mpile 🗙
Mapping options	Compile options
☑ <u>M</u> ap design	<u>T</u> op level <u>Incremental mapping</u>
F Exact map	「 Ungroup 「 Allo <u>w</u> boundary conditic
Map effort: medium	「 <u>S</u> can 「Auto <u>u</u> ngroup
Ar <u>e</u> a effort: medium	Carea
Design rule options	
• Fix design rules and optimize mapp	bing
C Optimize mapping only	
C Fix design rules only	
C Fix hold time only	
	OK Cancel <u>A</u> pply

Figure 21: Compile Design

Start Compile

Now we've setup all the constraints. We will start to compile the design (logic simplification and technology mapping) and hope that Design Vision would get a satisfactory design for all our constraints.

- Design->Compile Design
- Uncheck the exact map option (this would leads no logic optimization). See Figure. 21

After finish, check out the output message. There're each optimization step output to tell you the current trade-offs between area and timings. Check if the design is satisfactory. Perform check design if necessary.

2				Des	ign V	ision -	TopL	evel	i.1 (Multip	lier_15_0_10)00) - [l	Hier.1]					X
°e !	ile <u>E</u> di	t <u>V</u> iew	Select	<u>H</u> ighlight	List	<u>H</u> ierarc	hy D	esigi	n <u>A</u> ttribute	s S <u>c</u> hematic	Timing	Test	Power	Windo	wн	lelp	_ 8	×
	-) [2] (00	200	0	* *	D 🚺		- 🎫 🔛 🗍	iii iii iii iii iii	Multi	iplier_1	5_0_10	00	-		e) 📵	
厚	Logica	al Hierarch	ν		C	ells (Hier	rarchie	al)										•
Q	du The	> Multir	lier 15	5 0 1000	0	ell Name	, I	Ref	Name	Cell Path	Dont T	Touch						-
1			///ci_1.	_0_1000				and a		LIO	und offe	and						
٩		000				PUU		Muit	IC_SID	00	undenr	ned						
⊕_																		
Θ,	-					0.4	01.10	17	DULL P. COM							_		. 1
		TIME		AREA	5LA		SLAC	r	RULE COS		MDPOINT			COST				ᆀ
		0:00:	15	3492.3		1.96	4	2.2	256.	0 0 11				Ο.	00			
		0:00:	16	2785.9		2.16	4	6.4	256.	0 domin				ο.	00			
		0:00:	16	2789.7		2.10	4	5.2	256.	0				ο.	00			
		0:00:	16	2788.5		2.09	4	4.9	256.	0				Ο.	00			
		0.00.	10	2790.8		2.07	-	1.0	256.	0				0.	00	/		
		0:00:	16	2792.3		2.09	4	4.9	256.	0				0.	00			
		0:00:	16	2794.3		2.09	4	4.9	256.	0				0.	00			
		0:00:	17	2797.7		2.08	4	4.7	256.	0				0.	00			
		0:00:	17	2796.6		2.08	4	4.8	256.	0				0.	00			
		0:00:	17	2796.6		2.08	4	4.8	256.	0				0.	00			
		0:00:	17	2796.6		2.08	4	4.8	256.	0				0.	00			
		0:00:	17	2796.6		2.08	4	4.8	256.	0				0.	00			
		0:00:	17	2796.6		2.08	4	4.8	256.	0				0.	00			-
		0:00:	17	2796.6		2.08	4	4.8	256.	0				0.	00			
		0:00:	17	2796.6		2.08	4	4.8	256.	0				0.	00			-II
	•																Þ	2
	Log	g Histo	ry														Options:	-
																		_
	des	ign_visior	1>															

Figure 22: After compilation of the design

Then, you can save the mapped design. All the designs would be saved in ddc format. Later you can read in the design where you left off. Here, i want emphasis two things you need to save for use in back-end design.

• A verilog netlist for place & route and pre-layout simulation: In the hierarchical window, select the top module, and then File->Save as, choose verilog format, name it as syn netlist.v



Figure 23: pre-layout simulation results

• A constraint file for the constraints you set for synthesis. it would be used for back-end too. we name it syn_netlist.sdc .

Report File

There're various report method you can use to check your design. The most important one is timing report (like "Design > Report Design").

Pre-Layout Simulation

Till now, you are required to perform Pre-Layout simulation to verify your function. The file you needed is syn_netlist.v and a library verilog file called typical.v under "syn_sim" folder.

Using the similar method introduced in the "behavioral simulation for verilog" to do the pre-layout simulation

> cd elec516-lab/synopsys/syn sim (where library file typical.v and syn netlist.v locates in)

>cp ../verilog/Tb_multiplier.v . (copy testbench to syn_sim folder)

>source /usr/eelocal/synopsys/vcs_mx-vy2006.06-sp1/.cshrc

- >vlogan syn_netlist.v
- >vlogan +v2k Tb_multiplier.v

>vcs -RI Tb_multiplier.v +v2k syn_netlist.v -v typical.v

Then, we enter into the GUI of the simulator. For how to choose signals for observation and the explanations of the interface, you may refer to previous " behavioral simulation for verilog " section.

Place & Route with Cadence Encounter

setup and start encounter

copy your generated netlist file and constraint file into encounter for back end use:

- cp syn_netlist.v ../../encounter
- source ../.cshrc_user
- check there're library files under the "encounter" folder: ".lib" and ".lef" respectively
- start encounter: encounter (Make sure DO NOT type "& " after encounter)

	Design Import
ſ	asic Advanced
	Verilog Netlist
	Files: ./synopsys/syn/syn_netlist.v
	Top Cell: 🔶 Auto Assign 💠 By User:
	Timing Libraries:
	Max Timing Libraries:
	Min Timing Libraries:
	Common Timing Libraries: typical.lib
	LEF Files: openlib.let
	Timing Constraint File: netlist.sdc
	IO Assignment File:
	QK Save Load Cancel Help

(a) Basic Setting

-	Design Import 👘 🗆	Design Import	
E	Basic Advanced Delay Calculation GDS Power Nets: VDD ILM Ground Nets: VSS IPOVCTS Toggle Rate Scale Factor: 1.0 Power Nets: VSS IDM Forcers Power Nets: VSS IDM Toggle Rate Scale Factor: 1.0 St Analysis Trining Yield Save Load QK Save Load	Basic Advanced Delay Calculation GDS IPO: Buffer Name/Footprint Delay Calculation GDS IPO: Buffer Name/Footprint Delay Name/Footprint Inverter Name/Footprint Dower RC Extraction RT SI Anaysis Timing Yield Cell Footprint Image: Structure of the	
			_

(b) Power Setting & IPO Setting

Figure 24: Design Import

Load Design

 $\bullet\,$ Design-> Design Import, set the Basic and Advanced Option as Figure. 24

• For future use, after you set up all the required field, you can save a config file and next time directly load it is ok

Connect Global Nets

- Click Floorplan->Connect Global Nets
- Following the setting listed in the table below and add the connects to the list
- Click Apply, and then Check. The Check command check for unconnected pins in your design. Verify and fix if any warnings or errors appear in the encounter console.

$\mathbf{Setting}$	Setting1	Setting2	$\mathbf{Setting3}$	Setting4
Connect Region	Pins: VDD	Tie High	Pins: VSS	Tie Low
Scope Region	Apply All	Apply All	Apply All	Apply All
To Global Net	VDD	VDD	VSS	VSS



Table 1: Global Nets Connections

Figure 25: Connect Global Nets

Floorplan

- Floorplan-> Specify Floorplan. See Figure.26 for the setting;
- Figure 27 shows the result floorplan;

—	Specif	y Floor	plan		• [
C Design Dimensions -					
Specify Dimensions by	:				
Size by:					
🔶 Core Size by: 🤇	Aspect Ra	atio:		Ratio (H/W):	1
			🔶 Co	re Utilization	0.7
			♦ Str	I. Utilization:	0.699995
	> Width and	Height:			55.17
					54.6
♦ Die Size by: W	idth and Heig	ght			55.17
					54.6
Core Margins by:	Core to I	O Boundar	у		
		Die Bounda	ry	· · - /	
Core ti	o Leπ:	5.0	~	Core to Top:	5.0
Core to	Right	5.0		re to Bottom:	SIU Sinht
Floorplan Origin at	n ose.	A Lower	r Left (comer 🐟 Cei	nter
♦ Die/IO/Core Coordina	ates:			····· • ···	
Die LL:	0.0	0.0	UR:	55.17	54.6
IO LL:	0.0	0.0	UR:	55.17	54.6
Core LL:	0.0	0.0	UR:	55.17	54.6
					unit: micron
Standard Cell Rows -					
Double-back rows:		Bot	tom ro	w orient: 崖	
Row Spacing: 0.0	um F	or Every	2 =	Row	
Site: NCSU_FreePDK_4	15nm 🛁 🛛 F	Row heigh	t: 1.4	-	
Allow overlapping	same site r	ows			
IO Specifications Bottom IO Pad Orienta	tion: 🛄 RO	-			
<u>o</u> k	Apply	[<u>C</u> an	cel	Help

Figure 26: Floorplan Setting

– Encounter – /loca	al/home	/qianzl/	'elec 5	16-la	b/enc	ounte	r – Top	o Cell	: (Muli	tiplier_	15_0) • E
<u>D</u> esign <u>E</u> dit S <u>y</u> nthesis	Partitio <u>n</u>	Floorplan	Po <u>w</u> er	Place	Clock	<u>R</u> oute	Timing	<u>S</u> I	Verify	Tools		<u>H</u> elp
	○ 問[<u>a</u> v v	۹ 🛴 ۷	98 🕎			כ		Desi	gn is:	In Mem	ory
🔨 🔶 📖 🖉 🧱 🗱	P 🔟 🗅		3 📎 F	4 🗳	∦⊒⇒	5				All	Colors	
									Ē			S
									ĪN	Andule		
									E	Black Box	FF	ΗĒ
									F	ence		ΞU
									0	Guide		
									0	Obstruct		
									F	Region		
TU= 70.1%									5	Screen		
									1	nstance		
									L	Vet		
					i i				2	SNet		
									F	P/G		
lin									F	Pin		
0.0									E E	Ruler		
										/Congest		
										HCongest	르님	
											님문	
										nei. FPian		17
					Q	(-	-107.729	, 122	2.911)			

Figure 27: View After Floorplan

Add Power Ring and Stripe

• Power->Power Planning->Add Rings (Figure. 28)

		Add Rir	igs		,
Rasic Adv	anced Via Ger	eration			
	001/00			_	
Net(s): V	SS VDD				
Ring Type					
 Core ring Around 	(s) contouring:		(O houndom)		
T Eyclu	de selected obje	ts 🗸 Muligi	70 houndary		
Block ring	(s) around				
🔶 Each I	lock				
🔷 Each i					
Select					
Each :					
♦ Cluste					
	ith shared ring e	ages			
🔷 User defi	ned coordinates				Mouse Click
🔶 Core ri	ng 🔷 Block				
Ring Config	uration				
	Top:	Bottom:	Left:	Right:	
Layer:	metal1 H 💻	metal1 H 💻	metal2 V 😑	metal2 V 💻	
Width:	0.8	0.8	0.8	0.8	
Spacing:	0.8	0.8	0.8	0.8	Update
Offset: \prec	Center in channe	el 🔶 Specify			
	0.095	0.095	0.095	0.095	
- Ontion Set					
- Option Set				Undete Desis	1
	on sec. j		<u>×</u>	opuate Basic	
ок	Variables	Apply	Defaults	Cancel	Help

Figure 28: Add Ring Config

• Power->Power Planning->Add Stripe (Figure. 29)

Add Stripes									
Basic Advanced Via Generauon									
Set Configuration									
Net(s): VSS VDD									
Layer: metal2 -									
Direction: 🔷 Vertical 🗇 Horizontal									
Width: 0.8									
Spacing: 0.5 Update									
Set Pattern									
♦ Set-to-set distance: 15									
♦ Number of sets: 1									
♦ Bumps ♦ Over ♦ Between									
Over P/G pins Pin layer: Top pin layer → Max pin width: 0 Max pin width: 0									
♦ Master name: ♦ Selected blocks ♦ All blocks									
Stripe Boundary									
♦ Core ring									
Design boundary Create pins Each selected block/domain/fence									
✓ Each selected block domain/rence ✓ All domains									
Specify area									
First / Last Stripe									
Start from: 🔶 left 💠 right									
♦ Relative from core or selected area									
X from left: 12 X from right: 0									
♦ Absolute locations									
Option Set									
Update Basic									
<u>OK</u> <u>Variables</u> <u>Apply</u> <u>Defaults</u> <u>Cancel</u> <u>Help</u>									

Figure 29: Add Stripe Config

After you add power ring and stripes, you can see now we have a primitive view in Figure.30.



Figure 30: View after add power ring and stripes

Special Routing

- Route->Special Route; leave everything in default and ok
- $\bullet\,$ Special Route would help you do the VDD/VSS connection.

— Enc	ount	er – /loca	al/home,	/qianzl/	'elec 5	16-la	b/en	counter	r – Top	Cell: (N	lultiplier_	15_0 ·	
Design	Edit	Synthesis	Partition	Boorplan	Power	Place	glock	<u>B</u> oute	Timing	<u>S</u> I <u>V</u> e	rify Tools	н	leip
	\mathbf{Q}	Q 👥 🖓	○問	<u>s</u>		4f 🕎			2		Design is:	In Memory	
x *	11 2	i 🗆 🏢 🛛	7 🖬 🗅	3 3		4 🗖	≽⊐	· 54		III 🔣 🖩	N	I Colors	
											í		
											Module		
											Black Box		
											Fence		
											Guide		
											Obstruct		
				l i		11					Region		
	-	FU= 70.1%									Screen		
	- 1										Instance		
	- 1										Net		
	- 1										SNet		
	- 1										P/G		
	- 1										Pin		
	E	79									Ruler		
											VCongest		
											HCongest		
											Text		
											Hel. FPlan		JZ
							Q	(98.627,	-51.09	3)	L.	

Figure 31: View after Special Routing

Place the Standard Cell

This step is to place the cell in your design into the floorplan. The quality of placement would affect your timing a lot.

- Place->Standard Cell and Blocks
- Un-check the Reorder Scan Connection

-		Place		· 🗆					
Basic	Advanced								
-Mode	ull 💠 Incr	remental	💠 Prototyp	ing					
Options Run Timing Driven Placement Reorder Scan Connection									
Optimization Options Include Pre-Place Optimization Include In-Place Optimization									
<u>0</u> K	Apply	<u>D</u> efaults	<u>C</u> ancel	<u>H</u> elp					

Figure 32: Placement Setting

After placement, switch your view into physical view. You can see how your cell is placed.

— Enc	ount	er – /loc	al/home	/qianzl/	/elec5	16-la	b/enc	ounte	r – To	p Cell:	(Mul	tiplier_	15_0	•
Design	Edit	Synthesis	Partition	Boorplan	Power	Place	<u>O</u> ock	Boute	Timing	<u>S</u> I	⊻erify	Tools	1	Help
	ÐQ	00.	く器			# 🛛	d û		D		Desi	ign is:	Placed	
N *	11 2	: ∖ ≓°		54								All	Colors	
											Ê			
												dadula		
												Plack Pov		- 11
					I STATISTICS							Fence		
			Section 2	1000		a second						Suide		
			distantia i			a ganeg						Obstruct		
		1	CONTRACTOR OF	Constanting of	11111						6	Region		11
		- i I										Screen	566	11
			SP Friday	1.200.000	Riser's a							Instance		
			COLUMN TWO IS NOT		in en en						r	Vet		
					1) C (1 - P (1						5	SNet		
				ALC: UNK							F	P/G		
			William .	1421-12	2101 (121	and the					F	Pin		
		i	COLUMN COLUMN	ADDITION OF	11.000	1.000					F	Ruler		
											2	/Congest		
			And a share	10000		a and					ŀ	HCongest		
					Prese Dettern	-						Text		
											F	Rel. FPlan		
												\times		
							Q	(12.827	, -11	.854)			

Figure 33: Physical View after placement

Route the connection

• Route-> Nano Route-> Route, leave everything is default

Here is what you get after routing:

Design Ext Synthesis Participation Design File Design File <thdesign file<="" th=""> <thdesign file<="" th=""> <thdesign f<="" th=""><th>– Encounter – /loca</th><th>l/home/q</th><th>ianzl/elec</th><th>516-la</th><th>b/enco</th><th>unter</th><th>r – Top</th><th>o Cell:</th><th>(Mul</th><th>tiplier_</th><th>15_0</th><th>• 1</th></thdesign></thdesign></thdesign>	– Encounter – /loca	l/home/q	ianzl/elec	516-la	b/enco	unter	r – Top	o Cell:	(Mul	tiplier_	15_0	• 1
Image: Source of the second	<u>D</u> esign <u>E</u> dit Synthesis	Partition El	oorplan Po <u>w</u> e	r <u>P</u> lace	Glock	Route	Timing	<u>S</u> I	Verify	Tools		Help
Image: Section of the section of t		6 昭日	A A B	M	•	ð III	J		Desi	gn is:	Routed	
Mode Prince Prin	< < 21 % pr = 1	⊒ X ⇒ 5	(副武	T	All	Colors	
										Module Black Box Fence Guide Obstruct Region Screen Instance Vet SNet		s

Figure 34: View After Routing

Add Filler Cell

Filler Cell has no function and is added to fill all the blank area without cells. The aim is to increase physical stress.

- Place->Filler->Add...
- Select Filler Name and Add all available fillers (shown in Figure.)
- OK

Add Filler	•	Sele	ct Filler Cells	· 🗆
Cell Name(s) FILLCELL_X8 FILLCELL_:	Select	Selectable Cells List	Cells List	
Prefix FILLER		FILLCELL_X8	FILLCELL_X8	
Power Domain	Select	FILLCELL_X32	FILLCELL_X32	
No DRC		FILLCELL_X2	Add FILLCELL_X2	
Mark Fixed		FILLCELL_X16	Polete FILLCELL X1	
Fill Boundary		-	Delete	_111
Fill Area Draw				- 111
lbx lby		5		7
urx ury		R R	×	
<u>Q</u> K <u>C</u> ancel	Help		Qose	

Figure 35: Add Filler

Calculate Delay:

- > Timing -> Extract RC... (leave everything as default and click OK)
- > Timing -> Calculate Delay

The delay is extracted from the wire loading and save into an delay file called "sdf " file. We can use it to do the Post-Layout simulation

-	Calculate Delay									
	Delay Calculation Option									
SDF Output File: Multiplier_15_0_1000.sdf										
	OK Apply Cancel Help									

Figure 36: Calculate Delay

Save the Final Netlist and layout file

This netlist might be different from the one you saved after synthesis. During P&R, some logic might be optimized again for better timing. So you should use this netlist and sdf from last step to perform your Post-Layout Simulation.

- Design->Save->Netlist, name the file as your wish
- Design->Save Design to save the layout in enc file format (the actual file for fabrication is in gds format you can also save it)

Post-simulation

The simulation can be done with the netlist from P&R, sdf file from P&R which we have saved in the previous step and standard cell library verilog file (the same typical.v file in pre-layout simulation). The sdf file is annotated to take account for the interconnection delay. you can refer to the appendix. for a reference to add it in the testbench. ("\$sdf_annotate" in the testbench); after adding sdf annotation in test bench, the post layout simulation is similar to pre-layout simulation. (Note : Because we use the testbench which contains sdf (timing information of layout), the results are more accurate).

Appendix A

```
_____
// sample verilog testbench
'timescale 1ns / 1ps
module MyDesign_tb;
reg clk;
MyDesign uut ( // design ports );
always #50
   clk = !clk;
initial begin
   $sdf_annotate("./MyDesign.sdf", uut);
   // uut is the name you instantiate your design in the testbench
   // assume sdf in within the same folder of your simulation folder
end
initial begin
   # 0 // Have your test bench here
   # 1000000000
   $finish;
end
endmodule
_____
```