LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
--
LIBRARY EXEMPLAR;
USE EXEMPLAR.exemplar_1164.ALL;
--
LIBRARY WORK;
USE WORK.synthesis_parameters.ALL;
USE WORK.synthesis_utilities.ALL;
USE WORK.global_environment.ALL;
USE WORK.PackCon.ALL;     

--
ENTITY instruction_register_unit IS
  PORT (load : IN std_logic);
END instruction_register_unit;
--
ARCHITECTURE Concurrent OF instruction_register_unit IS
BEGIN
  PROCESS (load)
  BEGIN
                -- first free
    DeAlloc(ir_out);            
     
                -- allocate for the new data
    Equate(obus, ir_out);            
  END PROCESS;
END Concurrent;


<div align="center"><br /><script type="text/javascript"><!--
google_ad_client = "pub-7293844627074885";
//468x60, Created at 07. 11. 25
google_ad_slot = "8619794253";
google_ad_width = 468;
google_ad_height = 60;
//--></script>
<script type="text/javascript" src="http://pagead2.googlesyndication.com/pagead/show_ads.js">
</script><br />&nbsp;</div>